

CLAIMS

What is claimed is:

*sub*  
*A1*

1. A method comprising:
  2. detecting a write data burst;
  3. determining if at least one memory unit is available to receive the write data burst;
  4. writing the write data burst to the at least one memory unit if the at least one memory unit is available to receive data;
  5. storing a first portion of the write data burst in a buffer, concurrently with activating the at least one memory unit to receive data, if the at least one memory unit is not available to receive data;
  6. writing a second portion of the write data burst to the at least one memory unit when the at least one memory unit is available to receive data; and
  11. writing the first portion of the write data burst from the buffer to the at least one memory unit after writing the second portion of the write data burst.
1. 2. The method of claim 1 wherein the write data burst comprises at least eight data words.
1. 3. The method of claim 1 wherein the first portion write data burst comprises at least one data word.

1 4. The method of claim 1, wherein the write data burst comprises a write data burst  
2 during a processor's burst write mode.

1 5. The method of claim 1, wherein the method is used in a shared bus architecture.

1 6. The method of claim 1, wherein the first portion of the write data burst and the  
2 second portion of the write data burst are stored in contiguous memory locations.

1 7. The method of claim 1, wherein the first portion of the write data burst and the  
2 second portion of the write data burst are stored in non-contiguous memory locations.

1 8. The method of claim 1, wherein the at least one memory unit comprises a  
2 Synchronous Dynamic Random Access Memory (SDRAM) bank.

1 9. An apparatus comprising:  
2 a circuit to detect a write data burst to at least one memory unit, to determine if the at  
3 least one memory unit is available to receive data, and to write the write data burst to the  
4 at least one memory unit if the at least one memory unit is available to receive data;  
5 a buffer communicatively coupled to the circuit to temporarily store a first portion of the  
6 write data burst if the at least one memory unit is not available to receive data; and  
7 the circuit to concurrently detect availability of the memory unit, to activate the at least  
8 one memory unit to store a second portion of the write data burst, the circuit to further  
9 store the first portion of the write data burst from the buffer to the at least one memory

10 unit after storing the second portion of the write data burst in the at least one memory unit  
11 when the at least one memory unit is available to receive data.

1 10. The apparatus of claim 9, wherein the write data burst comprises at least eight  
2 data words.

1 11. The apparatus of claim 9, wherein the first portion of the write data burst  
2 comprises at least one data word.

1 12. The apparatus of claim 9, wherein the write data burst comprises a sequence of  
2 data words output during a processor's burst write mode.

1 13. The apparatus of claim 9, wherein the apparatus is used in a shared bus  
2 architecture.

1 14. The apparatus of claim 9, wherein the first portion of the write data burst and the  
2 second portion of the write data burst are stored in contiguous memory locations.

1 15. The apparatus of claim 9, wherein the first portion of the write data burst and the  
2 second portion of the write data burst are stored in non-contiguous memory locations.

1 16. The apparatus of claim 9 wherein the at least one memory unit comprises a  
2 Synchronous Dynamic Random Access Memory (SDRAM) bank.

1 17. An apparatus comprising:  
2 means for detecting a write data burst;  
3 means for determining if at least one memory unit is available to receive the write data  
4 burst;  
5 means for writing the write data burst to the at least one memory unit if the at least one  
6 memory unit is available to receive data;  
7 means for storing a first portion of the write data burst in a buffer, concurrently with  
8 activating the at least one memory unit to receive data, if the at least one memory unit is  
9 not available to receive data;  
10 means for writing a second portion of the write data burst to the at least one memory unit  
11 when the at least one memory unit is available to receive data; and  
12 means for writing the first portion of the write data burst from the buffer to the at least  
13 one memory unit after writing the second portion of the write data burst..

1 18. The apparatus of claim 17, wherein the means for writing the write data burst to  
2 the at least one memory unit if the at least one memory unit is available to receive data  
3 comprises means for writing at least eight data words in the at least one memory unit  
4 during a burst write operation.

1 19. The apparatus of claim 17, wherein the means for storing a first portion of the  
2 write data burst in a buffer concurrently with activating the at least one memory unit to  
3 receive data comprises means for storing at least one data word in the buffer.

1 20. A computer system comprising:  
1 a memory controller to detect a write data burst to at least one memory unit, to determine  
2 if the at least one memory unit is available to receive data, and to write the write data  
3 burst to the at least one memory unit if the at least one memory unit is available to  
4 receive data;  
5 a buffer communicatively coupled to the memory controller to temporarily store a first  
6 portion of the write data burst if the at least one memory unit is not available to receive  
7 data; and  
8 the memory controller to concurrently detect availability of the memory unit, to activate  
9 the at least one memory unit to store a second portion of the write data burst, the circuit  
10 to further store the first portion of the write data burst from the buffer to the at least one  
11 memory unit after storing the second portion of the write data burst in the at least one  
12 memory unit when the at least one memory unit is available to receive data.

1 21. The computer system of claim 20, wherein the write data burst comprises a write  
2 data burst output during a processor's burst write mode

1 22. The computer system of claim 20, further comprising the buffer to store at least  
2 one data word.

1 23. The computer system of claim 20, further comprising the computer system using  
2 a shared bus architecture.

1 24. An article of manufacture comprising:  
2 a machine-accessible medium including instructions that when executed by a machine,  
3 causes said machine to perform operations comprising:  
4 detecting a write data burst;  
5 determining if at least one memory unit is available to receive the write data burst;  
6 writing the write data burst to the at least one memory unit if the at least one memory unit  
7 is available to receive data;  
8 storing a first portion of the write data burst in a buffer, concurrently with activating the  
9 at least one memory unit to receive data, if the at least one memory unit is not available  
10 to receive data;  
11 writing a second portion of the write data burst to the at least one memory unit when the  
12 at least one memory unit is available to receive data; and  
13 writing the first portion of the write data burst from the buffer to the at least one memory  
14 unit after writing the second portion of the write data burst.

1 25. The article of manufacture of claim 24, wherein said instructions for writing the  
2 write data burst to the at least one memory unit if the at least one memory unit is  
3 available to receive data, includes further instructions to write at least eight data words to  
4 the at least one memory unit during a burst write operation.

1 26. The article of manufacture of claim 24, wherein said instructions for storing a first  
2 portion of the write data burst in a buffer, concurrently with activating the at least one  
3 memory unit to receive data, includes further instructions to store at least one data word  
4 in the buffer.

1 27. The article of manufacture of claim 24, wherein said article of manufacture is  
2 used in a shared bus architecture.

1 28. An apparatus comprising:  
2 a register to store address information of a memory unit that is available to receive data;  
3 a comparator to compare address information from the register with address information  
4 of a memory unit that is being accessed, the output of the comparator to drive a finite  
5 state machine;  
6 a buffer, communicatively coupled to the FSM to temporarily store a first portion of a  
7 write data burst if memory is not available to receive data;  
8 the FSM to enable the memory being accessed if the memory is not available to receive  
9 data, the memory to store a second portion of the write data burst when the memory  
10 being accessed is available to receive data; and  
11 the finite state machine to store the first portion of the write data burst from the buffer to  
12 the memory being accessed.

1 29. The apparatus of claim 28, wherein the write data burst comprises at least eight  
2 data words.

1 30. The apparatus of claim 28, wherein the first portion of the write data burst  
2 comprises at least one data word.

1 31. The apparatus of claim 28, wherein the memory comprises Synchronous Dynamic  
2 Random Access Memory (SDRAM).

04559.P003